

MS81V05200**(583,680-word × 10-bit) FIFO memory****GENERAL DESCRIPTION**

The MS81V05200 is a 5.6Mb FIFO (First-In First-Out) memory designed for 583,680-words × 10-bit high-speed asynchronous read/write operation.

The MS81V05200 is best suited for a field memory for digital TVs or LCD panels which require high-speed, large memory, and is not designed for high end use in professional graphics systems, which require long term picture storage and data storage.

The MS81V05200 is provided with independent control clocks to support asynchronous read and write operations. Different clock rates are also supported, which allow alternate data rates between write and read data streams.

The first data read operation can be performed after 1600 ns + 4 cycles from read reset and the first data write operation is enabled after 1600 ns + 4 cycles from write reset. Thereafter, the high-speed read/write operation is possible every cycle time. Additionally, a write mask function by IE pin and a read-data skipping function by OE pin implement image data processing easily.

The MS81V05200 provides high speed FIFO (First-in First-out) operation without external refreshing: MS81V05200 refreshes its DRAM storage cells automatically, so that it appears fully static to the users.

Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic.

The MS81V05200's function is simple, and similar to a digital delay device whose delay-bit-length is easily set by reset timing. The delay length and the number of read delay clocks between write and read, is determined by externally controlled write and read reset timings. The MS81V05200 uses a thin and small 70-pin plastic TSOP.


FEATURES

- 583,680 words × 10 bits
- Fast FIFO (First-In First-Out) operation: 13 ns cycle time
- Self refresh (No refresh control is required)
- High speed asynchronous read/write operation
- Variable length delay bit (600 to 583,680)
- Single power supply: 3.3 V ±0.3 V
- Package:
70-pin plastic TSOP TYPE II (TSOP(2) 70-P-400-0.5-K)

PARAMETERS

Parameter	Symbol	MS81V05200-TA
Access Time	t_{AC}	8 ns
Read/Write Cycle Time	t_{SWC} t_{SRC}	13 ns
Operation Current	I_{CC1}	200 mA
Standby Current	I_{CC2}	6 mA

PIN CONFIGURATION (TOP VIEW)




70-pin Plastic TSOP

SWCK	Serial Write Clock
SRCK	Serial Read Clock
WE	Write Enable
RE	Read Enable
IE	Input Enable
OE	Output Enable
RSTW	Reset Write
RSTR	Reset Read
DI0-9	Data Input
DO0-9	Data Output
CS	Chip Select
CSMODE	Chip Select Mode
V _{SS}	Ground (0 V)
V _{CC}	Power Supply (3.3 V)
NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

BLOCK DIAGRAM



PIN DESCRIPTION

Data Inputs: (DI0-9)

These pins are used for serial data inputs.

Write Reset: RSTW

The first positive transition of SWCK after RSTW becomes high resets the write address pointers to zero. RSTW setup and hold times are referenced to the rising edge of SWCK.

Write Enable: WE

WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MS81V05200 is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by WE is 4. After write reset, WE must remain low for more than 1600 ns (t_{FWD}). After write reset, the write operation at address 0 is started after a time t_{WL} from the cycle in which WE is brought high.

Input Enable: IE

IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by IE is 4.

Data Out: (DO0-9)

These pins are used for serial data outputs.

Read Reset: RSTR

The first positive transition of SRCK after RSTR becomes high resets the read address pointers to zero. RSTR setup and hold times are referenced to the rising edge of SRCK.

Read Enable: RE

The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (t_{RENS} and t_{RDSS}) and RE hold times (t_{RENH} and t_{RDSh}) are referenced to the rising edge of the SRCK clock.

The latency for the read operation control by RE is 4. After read reset, RE must remain low for more than 1600 ns (t_{FRD}). After read reset, the read data at address 0 is output after a time t_{RL} from the cycle in which WE is brought high.

Output Enable: OE

OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK. The latency for the read operation control by OE is 4.

Serial Write Clock: SWCK

The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time t_{DS} , and hold time t_{DH} are referenced to the rising edge of SWCK.

Serial Read Clock: SRCK

Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval tAC that begins with the rising edge of SRCK. *There are no output valid time restriction on MS81V05200.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{CC}	$T_a = 25^\circ\text{C}$	-0.5 to +4.6	V
Input Output Voltage	V_T	$T_a = 25^\circ\text{C}, V_{SS}$	-0.5 to +4.6	V
Output Current	I_{OS}	$T_a = 25^\circ\text{C}$	50	mA
Power Dissipation	P_D	$T_a = 25^\circ\text{C}$	1	W
Operating Temperature	T_{OPR}	—	0 to 70	$^\circ\text{C}$
Storage Temperature	T_{STG}	—	-55 to +150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	3.0	3.3	3.6	V
Input High Voltage	V_{IH}	2.0	V_{CC}	$V_{CC} + 0.2$	V
Input Low Voltage	V_{IL}	-0.3	0	0.8	V

ELECTRICAL CHARACTERISTICS**DC Characteristics**

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Leakage Current	I_{LI}	$0 < V_I < V_{CC}$, Other Pins Tested at $V = 0\text{ V}$	-10	+10	μA
Output Leakage Current	I_{LO}	$0 < V_O < V_{CC}$	-10	+10	μA
Output "H" Level Voltage	V_{OH}	$I_{OH} = -2\text{ mA}$	2.4	—	V
Output "L" Level Voltage	V_{OL}	$I_{OL} = 2\text{ mA}$	—	0.4	V
Operating Current	I_{CC1}	Minimum Cycle Time Output Open	—	200	mA
Standby Current	I_{CC2}	Input Pin = V_{IH}/V_{IL}	—	6	mA

Capacitance $(V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, T_a = 25^\circ\text{C}, f = 1\text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance	C_I	5	pF
Output Capacitance	C_O	7	pF

AC Characteristics

 $(V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, T_a = 0\text{ to }70^\circ\text{C})$

Parameter	Symbol	Min.	Max.	Unit
DOUT Access Time from SRCK	t_{AC}	—	8	ns
DOUT Hold Time from SRCK	t_{DDCK}	3	—	ns
DOUT Enable Time from SRCK	t_{DECK}	3	8	ns
SWCK "H" Pulse Width	t_{WSWH}	4	—	ns
SWCK "L" Pulse Width	t_{WSWL}	4	—	ns
Input Data Setup Time	t_{DS}	3	—	ns
Input Data Hold Time	t_{DH}	1	—	ns
WE Enable Setup Time	t_{WENS}	3	—	ns
WE Enable Hold Time	t_{WENH}	1	—	ns
WE Disable Setup Time	t_{WDSS}	3	—	ns
WE Disable Hold Time	t_{WDSH}	1	—	ns
IE Enable Setup Time	t_{IENS}	3	—	ns
IE Enable Hold Time	t_{IENH}	1	—	ns
IE Disable Setup Time	t_{IDSS}	3	—	ns
IE Disable Hold Time	t_{IDSH}	1	—	ns
WE "H" Pulse Width	t_{WWEH}	4	—	ns
WE "L" Pulse Width	t_{WWEL}	4	—	ns
IE "H" Pulse Width	t_{WIEH}	4	—	ns
IE "L" Pulse Width	t_{WIEL}	4	—	ns
RSTW Setup Time	t_{RSTWS}	3	—	ns
RSTW Hold Time	t_{RSTWH}	1	—	ns
SRCK "H" Pulse Width	t_{WSRH}	4	—	ns
SRCK "L" Pulse Width	t_{WSRL}	4	—	ns
RE Enable Setup Time	t_{RENS}	3	—	ns
RE Enable Hold Time	t_{RENH}	1	—	ns
RE Disable Setup Time	t_{RDSS}	3	—	ns
RE Disable Hold Time	t_{RDSH}	1	—	ns
OE Enable Setup Time	t_{OENS}	3	—	ns
OE Enable Hold Time	t_{OENH}	1	—	ns
OE Disable Setup Time	t_{ODSS}	3	—	ns
OE Disable Hold Time	t_{ODSH}	1	—	ns
RE "H" Pulse Width	t_{WREH}	4	—	ns
RE "L" Pulse Width	t_{WREL}	4	—	ns
OE "H" Pulse Width	t_{WOEH}	4	—	ns
OE "L" Pulse Width	t_{WOEL}	4	—	ns
RSTR Setup Time	t_{RSTRS}	3	—	ns
RSTR Hold Time	t_{RSTRH}	1	—	ns
SWCK Cycle Time	t_{SWC}	13	—	ns
SRCK Cycle Time	t_{SRC}	13	—	ns
Transition Time (Rise and Fall)	t_T	1	5	ns
WE "L" Period before W Reset	t_{LWE}	4	—	clk
RE "L" Period before R Reset	t_{LRE}	4	—	clk
RE Delay after Reset	t_{FRD}	1,600	—	ns
WE Delay after Reset	t_{FWD}	1,600	—	ns

Parameter	Symbol	Latency	Unit
Write Latency	t_{WL}	4	clk
Read Latency	t_{RL}	4	clk
WE Write Control Latency	t_{WEL}	4	clk
IE Write Control Latency	t_{IEL}	4	clk
RE Read Control Latency	t_{REL}	4	clk
OE Read Control Latency	t_{OEL}	4	clk

AC Characteristic Measuring Conditions

Output Compare Level	1.4 V
Output Load	1 TTL + 30 pF
Input Signal Level	3.0 V/0.0 V
Input Signal Rise/Fall Time	1 ns
Input Signal Measuring Reference Level	1.4 V

Note: Input voltage levels for the AC characteristic measurement are $V_{IH} = 3.0\text{ V}$ and $V_{IL} = 0\text{ V}$.
 When transition time t_T becomes 1 ns or more, the input signal reference levels for the parameter measurement are V_{IH} (min.) and V_{IL} (max.).

OPERATION MODE

Write Operation Cycle

The write operation is controlled by four control signals, SWCK, RSTW, WE, and IE. The write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW. RSTW must be performed for internal circuit initialization before write operation. WE must be low before and after the reset cycle ($t_{LWE} + t_{FWD}$).

Each write operation, which begins after RSTW must contain at least 231 active write cycles, i.e., SWCK cycles while WE and IE are high.

Settings of WE and IE to the operation mode of write address pointer and data input

WE	IE	Internal write address pointer	Data input (Latency 4)
H	H	Incremented	Input
H	L		Not input
L	X	Halted	

X indicates “don’t care”

Read Operation Cycle

The read operation is controlled by four control signals, SRCK, RSTR, RE, and OE. The read operation is accomplished by cycling SRCK, and holding both RE and OE high after the read address pointer reset operation or RSTR.

Each read operation, which begins after RSTR, must contain at least 231 active read cycles, i.e., SRCK cycles while RE and OE are high. RE must be low before and after the reset cycle ($t_{LRE} + t_{FWD}$).

Settings of RE and OE to the operation mode of read address pointer and data output

RE	OE	Internal read address pointer	Data output (Latency 4)
H	H	Incremented	Output
H	L		High impedance
L	H	Halted	Output
L	L		High impedance

Old/New Data Access


There must be a minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading from the first field starts with an RSTR operation, before the start of writing the second field (before the next RSTW operation), then the data just written will be read out.

The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 70 SWCK cycles. If the RSTR operation for the first field read-out occurs less than 70 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called “old data”. In order to read out “new data”, i.e., the second field written in, read reset must be input after write address 200 the delay between an RSTW operation and an RSTR operation must be at least 600 SRCK cycles. If the delay between RSTW and RSTR operations is more than 71 but less than 600 cycles, then the data read out will be undetermined. It may be “old data” or “new data”, or a combination of old and new data. Such a timing should be avoided.


When the read address delay is between more than 71 and less than 599 or more than 583,680, read data will be undetermined. However, normal write is achieved in this address condition.

TIMING DIAGRAM


Write Cycle Timing (Write Reset)




Write Cycle Timing (Write Enable)




Write Cycle Timing (Input Enable)




Read Cycle Timing (Read Reset)




Read Cycle Timing (Read Enable)




Read Cycle Timing (Output Enable)




Write Cycle Timing




Read Cycle Timing



Read/Write Cycle Timing (New Data Read)



Read/Write Cycle Timing (Old Data Read)



PIN DESCRIPTION

Chip Select Mode (CSMODE)

This pin determines the polarity of the Chip Select (CS) pin. Always connect the CSMODE pin to V_{CC} or V_{SS} or leave it open.

Chip Select (CS)

This pin enables or disables devices (RSTW, WE, IE, RSTR, RE, and OE). The polarity of the CS pin is dependent upon the level of the CSMODE pin.

In case where the CSMODE pin is connected to V_{SS} or left open:

When Chip Select (CS) is high, the device is enabled and ready for read/write operation. When Chip Select (CS) is low, the device is disabled and the internal Write/Read Address Pointer stops. Writing in the device is suppressed. The output of the pin goes to high impedance.

In case where the CSMODE pin is connected to V_{CC} :

When Chip Select (CS) is low, the device is enabled and ready for read/write operation. When Chip Select (CS) is high, the device is disabled and the internal Write/Read Address Pointer stops. Writing in the device is suppressed. The output of the pin goes to high impedance.

CSMODE	CS	Device state
V_{SS} or OPEN	H	Enabled
	L	Disabled
V_{CC}	H	Disabled
	L	Enabled

The write/read operation is reset as follows:

In case where the CSMODE pin is connected to V_{SS} or left open:

On the rising edge of SWCK, a write operation is reset when both RSTW and CS are high.

On the rising edge of SRCK, a read operation is reset when both RSTR and CS are high.

In case where the CSMODE pin is connected to V_{CC} :

On the rising edge of SWCK, a write operation is reset when RSTW is high and CS is low.

On the rising edge of SRCK, a read operation is reset when RSTR is high and CS is low.

In this case, the CS setup time (t_{RWCS} / t_{RRCSS}) and the CS hold time (t_{RWCSH} / t_{RRCSH}) must be satisfied relative to the rising edge of SWCK/SRCK in the reset cycle.

When CS and CSMODE set the "Disabled" device state, the RSTW/RSTR input is invalid.

Satisfy the following conditions before causing CS to make a transition:

- Pull WE, IE, RE, and OE low respectively for times t_{WECSS} , t_{IECSS} , t_{RECS} , and t_{OECSS} before causing CS to make a transition.
- Enter five or more SWCK and SRCK cycles during times t_{WECSS} , t_{IECSS} , t_{RECS} , and t_{OECSS} , and then cause CS to make a transition. (A write operation requires five cycles or more of t_{WLCSA} and t_{WLCSB} . A read operation requires five cycles or more of t_{RLCSA} and t_{RLCSB} .)
- Cause CS to make a transition only when RSTW and RSTR are low.
- Pull WE, IE, RE, and OE low respectively for times t_{WECSH} , t_{IECSH} , t_{RECSH} , and t_{OECSH} after causing CS to make a transition.

OPERATION MODES (See TIMING DIAGRAM)**CS Control Timing 1**

When CS makes a high-to-low transition after data of up to A4/C4 is written in or read from FIFO1, FIFO1 is disabled and FIFO2 is enabled. When CS makes a low-to-high transition after data of up to B7/D7 is written in or read from FIFO2, FIFO2 is disabled and FIFO1 is enabled again. Data is written or read starting at A5/C5 in FIFO1. (In the “Disabled” device state, the address pointer in the FIFO1 remains unchanged.)

CS Control Timing 2 (At Reset)

When RSTW or RSTR is input, write-reset or read-reset is applied only to FIFO2 since CS is low. (FIFO1 is not reset.) Therefore, when FIFO1 is enabled again, data is written or read starting at A_i+5/C_i+5 in FIFO1.

CS Control Timing 3 (At Reset)

When RSTW or RSTR is input, write-reset or read-reset is applied only to FIFO1 (FIFO2 is not reset.) Therefore, data is written or read starting at B_i/D_i in FIFO2.

When FIFO1 is enabled again, data is written or read again starting at A0/C0 in FIFO1 since the internal address pointer is already reset.

Power-up and Initialization


On power-up, the device is designed to begin proper operation after at least 200 μ s after Vcc has stabilized to a value within the range of recommended operating conditions. After this 200 μ s stabilization interval, the following initialization sequence must be performed. Because the read and write address pointers are undefined after power-up, a minimum of 330 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be performed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer.

AC Characteristics (CS Control)


Parameter	Symbol	Min.	Max.	Units
CS-WE Setup Time	t_{WECS}	68	—	ns
CS-WE Hold Time	t_{WEC}	23	—	ns
CS-IE Setup Time	t_{IECS}	68	—	ns
CS-IE Hold Time	t_{IEC}	23	—	ns
CS-RE Setup Time	t_{RECS}	68	—	ns
CS-RE Hold Time	t_{REC}	23	—	ns
CS-OE Setup Time	t_{OEC}	68	—	ns
CS-OE Hold Time	t_{OEC}	23	—	ns
CS "H" Pulse Width	t_{CSH}	4200	—	ns
CS "L" Pulse Width	t_{CSL}	4200	—	ns
SWCK-CS Setup Time at RSTW Cycle	t_{RWCS}	8	—	ns
SWCK-CS Hold Time at RSTW Cycle	t_{RWCS}	8	—	ns
SRCK-CS Setup Time at RSTR Cycle	t_{RRC}	8	—	ns
SRCK-CS Hold Time at RSTR Cycle	t_{RRC}	8	—	ns
Dummy SWCK Cycle before CS State Transition	t_{WLCSA}	4	—	clk
Final Dummy SWCK Period of CS	t_{WLCSB}	13	—	ns
Dummy SRCK Cycle before CS State Transition	t_{RLCSA}	4	—	clk
Final Dummy SRCK Period of CS	t_{RLCSB}	13	—	ns

CS Control


Circuit example 1)




CS Control Timing 1



CS Control Timing 2 (Reset Timing)




CS Control Timing 3 (Reset Timing)



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.