



Typical Applications


The HMC724LC3C is ideal for:

- RF ATE Applications
- Broadband Test & Measurement
- Serial Data Transmission up to 13 Gbps
- Clock Buffering up to 13 GHz

Features

- Inputs Terminated Internally in 50 Ohms
- Differential Inputs are DC Coupled
- Propagation Delay: 110 ps
- Fast Rise and Fall Times: 19 / 18 ps
- Power Dissipation: 300 mW
- 16 Lead Ceramic 3x3mm SMT Package: 9mm²

Functional Diagram



General Description

The HMC724LC3C is a 1:2 Fanout Buffer designed to support data transmission rates up to 13 Gbps, and clock frequencies as high as 13 GHz. All differential inputs and outputs are DC coupled and terminated on chip with 50 Ohm resistors to ground. The outputs may be used in either single-ended or differential modes, and should be AC or DC coupled into 50 Ohm resistors connected to ground.

The HMC724LC3C operates from a single -3.3V DC supply and is available in a ceramic RoHS compliant 3x3 mm SMT package.

Electrical Specifications, $T_A = +25^\circ\text{C}$ Vee = -3.3V

Parameter	Conditions	Min.	Typ.	Max	Units
Power Supply Voltage		-3.6	-3.3	-3.0	V
Power Supply Current			90		mA
Maximum Data Rate			13		Gbps
Maximum Clock Rate			13		GHz
Input High Voltage		-0.5		0.5	V
Input Low Voltage		-1.0		0.0	V
Input Return Loss	Frequency <13 GHz		10		dB
Output Amplitude	Single-Ended, peak-to-peak		550		mVpp
	Differential, peak-to-peak		1100		mVpp
Output High Voltage			-10		mV
Output Low Voltage			-570		mV
Output Rise / Fall Time	Single-Ended, 20% - 80%		19 / 18		ps




13 Gbps FAST RISE TIME 1:2 FANOUT BUFFER

Electrical Specifications, (continued)


Parameter	Conditions	Min.	Typ.	Max	Units
Output Return Loss	Frequency <13 GHz		10		dB
Small Signal Gain			27		dB
Random Jitter J_R	rms		0.2		ps rms
Deterministic Jitter, J_D	$\delta - \delta$, 2^{15} -1 PRBS input ^[1]		2	6	ps
Propagation Delay, t_d			110		ps
D1 to D2 Data Skew, t_{SKEW}			0		ps

[1] Deterministic jitter measured at 13 GHz with a 300 mVpp, 2^{15} -1 PRBS input sequence.


DC Current vs. Supply Voltage ^[2]




Output Differential vs. Supply Voltage ^[3]



Output Differential vs. Frequency ^[1]



Rise / Fall Time vs. Supply ^[2]




[1] VR = 0.0V

[2] Frequency = 13 GHz


[3] Frequency = 10 GHz



Output Return Loss vs. Frequency




Input Return Loss vs. Frequency






13 Gbps FAST RISE TIME 1:2 FANOUT BUFFER

Eye Diagram



[1] Test Conditions:
 Pattern generated with an Agilent N4903A Serial BERT.
 Eye Diagram presented on a Tektronix CSA 8000.
 Device input = 10 Gbps PN code, $V_{in} = 300\text{mV}_{p-p}$ differential.
 Both output channels shown.

Timing Diagram



Truth Table

Input	Outputs	
DIN	D1	D2
L	L	L
H	H	H

Notes:
 DIN = DINP - DINN
 D1 = D1P - D1N
 D2 = D2P - D2N

H - Positive differential level
 L - Negative differential level



**13 Gbps FAST RISE TIME
1:2 FANOUT BUFFER**

Absolute Maximum Ratings

Power Supply Voltage (Vee)	-3.75V to +0.5V
Input Signals	-2V to +0.5V
Output Signals	-1.5V to +1V
Storage Temperature	-65°C to +150°C
Operating Temperature	-40°C to +85°C




**ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS**

7

HIGH SPEED LOGIC - SMT

Outline Drawing



NOTES:

1. PACKAGE BODY MATERIAL: ALUMINA
2. LEAD AND GROUND PADDLE PLATING:
30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.
3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
5. PACKAGE WARP SHALL NOT EXCEED 0.05mm DATUM -C-
6. ALL GROUND LEADS MUST BE SOLDERED TO PCB RF GROUND.
7. GROUND PADDLE MUST BE SOLDERED TO GND.



**13 Gbps FAST RISE TIME
 1:2 FANOUT BUFFER**

Pin Descriptions [1]


Pin Number	Function	Description	Interface Schematic
1, 4, 5, 8, 9, 12	GND	Signal Grounds	
2, 3	D1P, D1N	Clock / Data Output Port 1	
6, 7	D1NP, D1NN	Clock / Data Inputs	
10, 11	D2N D2P	Clock / Data Output Port 2	
13, 16	Vee	Negative Supply	
14, Package Base	GND	Supply Ground	
15	N/C	No Connection required. This pin may be connected to RF/DC ground without affecting performance.	

[1] Contact HMC for alternate pinouts



**13 Gbps FAST RISE TIME
1:2 FANOUT BUFFER**

Evaluation PCB



Item	Description
J1	D1P
J2	D1N
J3	D1NP
J4	D1NN
J5	D2N
J6	D2P
J7, J9	GND, Vee

List of Materials for Evaluation PCB 122520 [1]

Item	Description
J1 - J6	PCB Mount SMA RF Connectors
J7, J9	DC Pin
C1	4.7 μ F Capacitor, Tantalum
C5	100 pF, Capacitor 0402 Pkg.
U1	HMC724LC3C High Speed Logic, Fanout Buffer
PCB [2]	122518 Evaluation Board

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads should be connected directly to the ground plane similar to that shown. The exposed packaged base should be connected to GND. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.



**13 Gbps FAST RISE TIME
 1:2 FANOUT BUFFER**

Application Circuit

